ATF1502ASV 3.3V 32-Macrocell CPLD Data Sheet

Features

- High-Density, High-Performance, Electrically-Erasable Complex Programmable Logic Device:
  - 3.0V to 3.6V operating range
  - 32 macrocells
  - 5 product terms per macrocell, expandable up to 40 per macrocell
  - 44 pins
  - 15 ns maximum pin-to-pin delay
  - Registered operation up to 77 MHz
  - Enhanced routing resources
- In-System Programmability (ISP) via JTAG
- Flexible Logic Macrocell:
  - D/T/Latch configurable flip-flops
  - Global and individual register control signals
  - Global and individual output enable
  - Programmable output slew rate
  - Programmable output open-collector option
  - Maximum logic utilization by burying a register with a COM output
- Advanced Power Management Features:
  - Pin-controlled 0.75 mA Standby mode (typical)
  - Programmable pin-keeper circuits on inputs and I/Os
  - Reduced-power feature per macrocell
- Available in Industrial Temperature Range
- Robust EEPROM Technology:
  - 100% tested
  - Completely reprogrammable
  - 10,000 Program/Erase cycles
  - 20-year data retention
  - 2000V ESD protection
  - 200 mA latch-up immunity
- JTAG Boundary-Scan Testing to IEEE Std. 1149.1-1990 and 1149.1a-1993 Supported
- PCI-Compliant
- Security Fuse Feature
- Green (Pb/Halide-Free/RoHS Compliant) Package Options

Enhanced Features

- Improved Connectivity (Additional Feedback Routing, Alternate Input Routing)
- Output Enable Product Terms
- Transparent-Latch Mode
- Combinatorial Output with Registered Feedback within any Macrocell
- Three Global Clock Pins
- Fast Registered Input from Product Term
- Programmable “Pin-keeper” Option
- V_{CC} Power-Up Reset Option
- Pull-Up Option on JTAG Pins (TMS and TDI)
- Advanced Power Management Features:
  - Individual macrocell power option

Packages

- 44-Lead PLCC
- 44-Lead TQFP

Description

The ATF1502ASV is a high-performance, high-density complex programmable logic device (CPLD) that utilizes Microchip’s proven electrically-erasable memory technology. With 32 logic macrocells and up to 36 inputs and I/Os, it easily integrates logic from several TTL, SSI, MSI, LSI and classic PLDs. The ATF1502ASV’s enhanced routing switch matrices increase usable gate count and the odds of successful pin-locked design modifications.

The ATF1502ASV has 32 bidirectional I/O pins and four dedicated input pins. Each dedicated input pin can also serve as a global control signal (register clock, register Reset or output enable). Each of these control signals can be selected for use individually within each macrocell.

Each of the 32 macrocells generates a buried feedback that goes to the global bus. Each input and I/O pin also feeds into the global bus. The switch matrix in each logic block then selects 40 individual signals from the global bus. Each macrocell also generates a foldback logic term that goes to a regional bus.

Cascade logic between macrocells in the ATF1502ASV allows fast, efficient generation of complex logic functions. The ATF1502ASV contains four such logic chains, each capable of creating sum term logic with a fan-in of up to 40 product terms.

The ATF1502ASV macrocell (see ATF1502ASV Macrocell) is flexible enough to support highly complex logic functions operating at high speed. The macrocell consists of five sections: product terms and product term select multiplexer, OR/XOR/CASCADE logic, a flip-flop, output select and enable, and logic array inputs.

ATF1502ASV Macrocell



Pin Configurations and Pinouts

44-Lead PLCC
(Top View)



44-Lead TQFP
(Top View)



Block Diagram



Unused product terms are automatically disabled by the compiler to decrease power consumption. A security fuse, when programmed, protects the contents of the ATF1502ASV. Two bytes (16 bits) of User Signature are accessible to the user for purposes such as storing project name, part number, revision or date. The User Signature is accessible regardless of the state of the security fuse.

The ATF1502ASV device is an in-system programmable (ISP) device. It uses the industry-standard 4-pin JTAG interface (IEEE Std. 1149.1) and is fully compliant with JTAG's Boundary-scan Description Language (BSDL). ISP allows the device to be programmed without removing it from the printed circuit board. In addition to simplifying the manufacturing flow, ISP also allows design modifications to be made in the field via software.

PRODUCT TERMS AND SELECT MUX

Each ATF1502ASV macrocell has five product terms. Each product term receives as its inputs all signals from both the global bus and regional bus.

The product term select multiplexer (PTMUX) allocates the five product terms as needed to the macrocell logic gates and control signals. The PTMUX programming is determined by the design compiler, which selects the optimum macrocell configuration.

OR/XOR/CASCADE LOGIC

The ATF1502ASV's logic structure is designed to efficiently support all types of logic. Within a single macrocell, all the product terms can be routed to the OR gate, creating a 5-input AND/OR sum term. With the addition of the CASIN from neighboring macrocells, this can be expanded to as many as 40 product terms with little additional delay.

The macrocell's XOR gate allows efficient implementation of compare and arithmetic functions. One input to the XOR comes from the OR sum term. The other XOR input can be a product term or a fixed high- or low-level. For combinatorial outputs, the fixed level input allows polarity selection. For registered functions, the fixed levels allow DeMorgan minimization of product terms. The XOR gate is also used to emulate T- and JK-type flip-flops.

FLIP-FLOP

The ATF1502ASV's flip-flop has very flexible data and control functions. The data input can come from either the XOR gate, from a separate product term or directly from the I/O pin. Selecting the separate product term allows creation of a buried registered feedback within a combinatorial output macrocell. (This feature is automatically implemented by the fitter software).

In addition to D, T, JK and SR operation, the flip-flop can also be configured as a flow-through latch. In this mode, data passes through when the clock is high and is latched when the clock is low.

The clock itself can either be one of the Global CLK Signal (GCK[0:2]) or an individual product term. The flip-flop changes state on the clock's rising edge. When the GCK signal is used as the clock, one of the macrocell product terms can be selected as a clock enable. When the clock enable function is active and the enable signal (product term) is low, all clock edges are ignored. The flip-flop's Asynchronous Reset (AR) signal can be either the Global Clear (GCLEAR), a product term, or always off. AR can also be a logic OR of GCLEAR with a product term. The Asynchronous Preset (AP) can be a product term or always off.

EXTRA FEEDBACK

The ATF1502ASV macrocell output can be selected as registered or combinatorial. The extra buried feedback signal can be either combinatorial or a registered signal, regardless of whether the output is combinatorial or registered. (This enhancement function is automatically implemented by the fitter software.) Feedback of a buried combinatorial output allows the creation of a second latch within a macrocell.

I/O CONTROL

The output enable multiplexer (MOE) controls the output enable signal. Each I/O can be individually configured as an input, output or for bidirectional operation. The output enable for each macrocell can be selected from the true or compliment of the two output enable pins, a subset of the I/O pins, or a subset of the I/O macrocells. This selection is automatically done by the fitter software when the I/O is configured as an input, all macrocell resources are still available, including the buried feedback, expander and cascade logic.

GLOBAL BUS/SWITCH MATRIX

The global bus contains all input and I/O pin signals as well as the buried feedback signal from all 32 macrocells. The switch matrix in each logic block receives as its inputs all signals from the global bus. Under software control, up to 40 of these signals can be selected as inputs to the logic block.

FOLDBACK BUS

Each macrocell also generates a foldback product term. This signal goes to the regional bus and is available to four macrocells. The foldback is an inverse polarity of one of the macrocell's product terms. The four foldback terms in each region allow generation of high fan-in sum terms (up to nine product terms) with little additional delay.

Programmable Pin-Keeper Option for Inputs and I/Os

The ATF1502ASV offers the option of programming all input and I/O pins so that pin-keeper circuits can be utilized. When any pin is driven high or low and then subsequently left floating, it will stay at that previous high or low level. This circuitry prevents unused input and I/O lines from floating to intermediate voltage levels, which causes unnecessary power consumption and system noise. The keeper circuits eliminate the need for external pull-up resistors and eliminate their DC power consumption.

Input Diagram



I/O Diagram



Speed/Power Management

The ATF1502ASV has several built-in speed and power management features.

To reduce power, each ATF1502ASV macrocell has a reduced-power bit feature. This feature allows individual macrocells to be configured for maximum power savings. This feature may be selected as a design option.

The ATF1502ASV also has an optional Power-Down mode. In this mode, current drops to below 5 mA. When the power-down option is selected, either PD1 or PD2 pins (or both) can be used to power down the part. The power-down option is selected in the design software or design source file. When enabled, the device goes into power-down when either PD1 or PD2 is high. In the Power-Down mode, all internal logic signals are latched and held, as are any enabled outputs.

All pin transitions are ignored until the PD pin is brought low. When the power-down feature is enabled, the PD1 or PD2 pin cannot be used as a logic input or output. However, the pin's macrocell may still be used to generate buried foldback and cascade logic signals.

All power-down AC characteristic parameters are computed from external input or I/O pins, with reduced-power bit turned on. For macrocells in Reduced-Power mode (reduced-power bit turned on), the reduced-power adder, t_{RPA}, must be added to the AC parameters, which include the data paths t_{LAD}, t_{LAC}, t_{IC}, t_{ACL} or t_{ACH}, t_{EN} and t_{SEXP}.

The ATF1502ASV macrocell also has an option whereby the power can be reduced on a per macrocell basis. By enabling this power-down option, macrocells that are not used in an application can be turned down, thereby reducing the overall power consumption of the device. This option is automatically set by the device fitter software.

Each output also has individual slew rate control. This may be used to reduce system noise by slowing down outputs that do not need to operate at maximum speed. Outputs default to slow switching and may be specified as fast switching in the design software or design file.

Design Software Support

ATF1502ASV designs are supported by Microchip's ProChip Designer® and WinCUPL software tools as well as Precision Synthesis from Mentor Graphics as described in the "Programmable Logic Device Design Software Overview".

Power-Up Reset

The ATF1502ASV is designed with a power-up Reset, a feature critical for state machine initialization. At a point delayed slightly from V_{CC} crossing V_{RST}, all registers will be initialized and the state of each output will depend on the polarity of its buffer. However, due to the asynchronous nature of Reset and uncertainty of how V_{CC} actually rises in the system, the following conditions are required:

- The V_{CC} rise must be monotonic
- After Reset occurs, all input and feedback setup times must be met before driving the clock pin high
- The clock must remain stable during Power-up Reset

The ATF1502ASV has two options for the hysteresis about the Reset level V_{RST}: Small and Large. To ensure a robust operating environment in applications where the device is operated near 3.0V, it is recommended that during the fitting process users configure the device with the Power-up Reset hysteresis set to Large. Users of the POF2JED conversion utility should include the flag "-power_reset" on the command line after "filename.POF". To allow the registers to be properly reinitialized with the Large hysteresis option selected, the following condition is added:

- If V_{CC} falls below 2.0V, it must shut off completely before the device is turned on again

When the Large hysteresis option is active, I_{CC} is reduced by several hundred microamps as well.

Details on the power Reset hysteresis feature are available in the "ATF15XX Power-on Reset Hysteresis Feature" application note.

Security Fuse Usage

A single fuse is provided to prevent unauthorized copying of the ATF1502ASV fuse patterns. Once programmed, fuse verify is inhibited. However, the 16-bit User Signature remains accessible.

Programming

ATF1502ASV devices are in-system programmable (ISP) devices utilizing the 4-pin JTAG protocol. This capability eliminates package handling normally required for programming and facilitates rapid design iterations and field changes.

Microchip provides ISP hardware and software to allow programming of the ATF1502ASV via the PC. ISP is performed by using either a download cable, a comparable board tester or a simple microprocessor interface.

To facilitate ISP programming by the Automated Test Equipment (ATE) vendors, Serial Vector Format (SVF) files can be created by Microchip provided software utilities.

ATF1502ASV devices can also be programmed using standard third-party programmers. With a third-party programmer, the JTAG ISP port can be disabled, thereby allowing four additional I/O pins to be used for logic.

Refer to Programming of PLDs application note for more details.

ISP Programming Protection

The ATF1502ASV has a special feature that locks the device and prevents the inputs and I/O from driving if the programming process is interrupted for any reason. The inputs and I/O default to high Z state during such a condition. In addition, the pin-keeper option preserves the former state during device programming, if this circuit was previously programmed on the device. This prevents disturbing the operation of other circuits in the system while the ATF1502ASV is being programmed via ISP.

All ATF1502ASV devices are initially shipped in the erased state, thereby making them ready to use for ISP.

1.0 ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (†)

Temperature under bias .....-40°C to +85°C

Storage temperature .....-65°C to +150°C

Junction temperature under bias.....+135°C

Voltage on any pin with respect to ground(1).....-2.0V to +7.0V

† NOTICE: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Note 1: Minimum voltage is -0.6V DC, which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V_{CC} + 0.75V DC, which may overshoot to 7.0V for pulses of less than 20 ns.

TABLE 1-1: DC AND AC OPERATING CONDITIONS

	Industrial
Operating Temperature (Ambient)	-40°C to +85°C
V_{CC} Power Supply	3.0V to 3.6V

TABLE 1-2: DC CHARACTERISTICS

Symbol	Parameter	Minimum	Typical	Maximum	Units	Condition	
I_{IL}	Input or I/O Low Leakage Current	—	-2	-10	µA	V_{IN} = GND	
I_{IH}	Input or I/O High Leakage Current	—	2	10	µA	V_{IN} = V_{CC}	
I_{OZ}	Tri-State Output Off-State Current	-40	—	40	µA	V_O = V_{CC} or GND	
$I_{CC}1$	Power Supply Current, Standby	—	45	—	mA	V_{CC} = Max V_{IN} = 0, V_{CC}	Std power
$I_{CC}2$	Power Supply Current, Power-Down Mode	—	0.75	5	mA	V_{CC} = Max V_{IN} = 0, V_{CC}	“PD” mode
$I_{CC}3$(1)	Reduced Power Mode Supply Current, Standby	—	30	—	mA	V_{CC} = Max V_{IN} = 0, V_{CC}	Std power
V_{IL}	Input Low Voltage	-0.3	—	0.8	V		
V_{IH}	Input High Voltage	1.7	—	V_{CC} + 0.3	V		
V_{OL}	Output Low Voltage (3.3V TTL)	—	—	0.45	V	V_{IN} = V_{IH} or V_{IL} V_{CC} = Min, I_{OL} = 8 mA	
	Output Low Voltage (3.3V CMOS)	—	—	0.2	V	V_{IN} = V_{IH} or V_{IL} V_{CC} = Min, I_{OL} = 0.1 mA	
V_{OH}	Output High Voltage (3.3V TTL)	2.4	—	—	V	V_{IN} = V_{IH} or V_{IL} V_{CC} = Min, I_{OH} = -2.0 mA	
	Output High Voltage (3.3V CMOS)	V_{CC} - 0.2	—	—	V	V_{IN} = V_{IH} or V_{IL} V_{CC} = Min, I_{OH} = -0.1 mA	

Note 1: When macrocell reduced-power feature is enabled.

TABLE 1-3: PIN CAPACITANCE

	Typical	Maximum	Units	Conditions
C_{IN}	8	10	pF	V_{IN} = 0V; f = 1.0 MHz
$C_{I/O}$	8	10	pF	V_{OUT} = 0V; f = 1.0 MHz

Note 1: Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

2: The OGI pin (high-voltage pin during programming) has a maximum capacitance of 12 pF.

Timing Model



TABLE 1-4: AC CHARACTERISTICS

Symbol	Parameter	-15		Units
		Min.	Max.	
t_{PD1}	Input or Feedback to Non-Registered Output	3	15	ns
t_{PD2}	I/O Input or Feedback to Non-Registered Feedback	3	12	ns
t_{SU}	Global Clock Setup Time	11	—	ns
t_{H}	Global Clock Hold Time	0	—	ns
t_{FSU}	Global Clock Setup Time of Fast Input	3	—	ns
t_{FH}	Global Clock Hold Time of Fast Input	1.0	—	ns
t_{COP}	Global Clock to Output Delay	—	8	ns
t_{CH}	Global Clock High Time	5	—	ns
t_{CL}	Global Clock Low Time	5	—	ns
t_{ASU}	Array Clock Setup Time	4	—	ns
t_{AH}	Array Clock Hold Time	4	—	ns

Note 1: The t_{RPA} parameter must be added to the t_{LAD}, t_{LAC}, t_{IC}, t_{ACL} or t_{ACH}, t_{EN} and t_{SEXP} parameters for macrocells running in the Reduced-Power mode.

TABLE 1-4: AC CHARACTERISTICS (CONTINUED)

Symbol	Parameter	-15		Units
		Min.	Max.	
t_{ACOP}	Array Clock Output Delay	—	15	ns
t_{ACH}	Array Clock High Time	6	—	ns
t_{ACL}	Array Clock Low Time	6	—	ns
t_{CNT}	Minimum Clock Global Period	—	13	ns
f_{CNT}	Maximum Internal Global Clock Frequency	76.9	—	MHz
t_{ACNT}	Minimum Array Clock Period	—	13	ns
f_{ACNT}	Maximum Internal Array Clock Frequency	76.9	—	MHz
f_{MAX}	Maximum Clock Frequency	100	—	MHz
t_{IN}	Input Pad and Buffer Delay	—	2	ns
t_{IO}	I/O Input Pad and Buffer Delay	—	2	ns
t_{FIN}	Fast Input Delay	—	2	ns
t_{SEXP}	Foldback Term Delay	—	8	ns
t_{PEXP}	Cascade Logic Delay	—	1	ns
t_{LAD}	Logic Array Delay	—	6	ns
t_{LAC}	Logic Control Delay	—	6	ns
t_{IOE}	Internal Output Enable Delay	—	3	ns
t_{OD1}	Output Buffer and Pad Delay (Slow slew rate = OFF; V_{CC} = 3.3V; C_L = 35 pF)	—	3	ns
t_{OD3}	Output Buffer and Pad Delay (Slow slew rate = ON; V_{CC} = 3.3V; C_L = 35 pF)	—	5	ns
t_{ZX1}	Output Buffer Enable Delay (Slow slew rate = OFF; V_{CC} = 3.3V; C_L = 35 pF)	—	7	ns
t_{ZX3}	Output Buffer Enable Delay (Slow slew rate = ON; V_{CC} = 3.3V; C_L = 35 pF)	—	10	ns
t_{XZ}	Output Buffer Disable Delay (C_L = 5 pF)	—	6	ns
t_{SU}	Register Setup Time	4	—	ns
t_H	Register Hold Time	4	—	ns
t_{FSU}	Register Setup Time of Fast Input	2	—	ns
t_{FH}	Register Hold Time of Fast Input	2	—	ns
t_{RD}	Register Delay	—	1	ns
t_{COMB}	Combinatorial Delay	—	1	ns
t_{IC}	Array Clock Delay	—	6	ns
t_{EN}	Register Enable Time	—	6	ns
t_{GLOB}	Global Control Delay	—	1	ns

Note 1: The t_{RPA} parameter must be added to the t_{LAD}, t_{LAC}, t_{IC}, t_{ACL} or t_{ACH}, t_{EN} and t_{SEXP} parameters for macrocells running in the Reduced-Power mode.

TABLE 1-4: AC CHARACTERISTICS (CONTINUED)

Symbol	Parameter	-15		Units
		Min.	Max.	
t_{PRE}	Register Preset Time	—	4	ns
t_{CLR}	Register Clear Time	—	4	ns
t_{UIM}	Switch Matrix Delay	—	2	ns
t_{RPA}	Reduced-Power Adder(1)	—	13	ns

Note 1: The t_{RPA} parameter must be added to the t_{LAD}, t_{LAC}, t_{IC}, t_{ACL} or t_{ACH}, t_{EN} and t_{SEXP} parameters for macrocells running in the Reduced-Power mode.

FIGURE 1-1: INPUT TEST WAVEFORMS AND MEASUREMENT LEVELS



Note: t_R, t_F = 1.5 ns typical

FIGURE 1-2: OUTPUT AC TEST LOADS



Power-Down Mode

The ATF1502ASV includes an optional pin-controlled power-down feature. When this mode is enabled, the PD pin acts as the power-down pin. When the PD pin is high, the device supply current is reduced to less than 5 mA. During power-down, all output data and internal logic states are latched internally and held. Therefore, all registered and combinatorial output data remain valid. Any outputs that were in a high Z state at the onset will remain at high Z. During power-down, all input signals except the Power-Down pin are blocked. Input and I/O hold latches remain active to ensure that pins do not float to indeterminate levels, further reducing system power. The Power-Down mode feature is enabled in the logic design file or as a design software option. Designs using the Power-Down pin may not use the PD pin as a logic array input. However, all other PD pin macrocell resources may still be used, including the buried feedback and foldback product term array inputs.

TABLE 1-5: POWER-DOWN AC CHARACTERISTICS(1)(2)(3)

Symbol	Parameter	-15		Units
		Min.	Max.	
t_{IVDH}	Valid I, I/O before PD High	15	—	ns
t_{GVDH}	Valid OE(2) before PD High	15	—	ns
t_{CVDH}	Valid Clock(2) before PD High	15	—	ns
t_{DHIX}	I, I/O Don't Care after PD High	—	25	ns
t_{DHGX}	OE(2) Don't Care after PD High	—	25	ns
t_{DHCX}	Clock(2) Don't Care after PD High	—	25	ns
t_{DLIV}	PD Low to Valid I, I/O	—	1	µs
t_{DLGV}	PD Low to Valid OE (Pin or Term)	—	1	µs
t_{DLCV}	PD Low to Valid Clock (Pin or Term)	—	1	µs
t_{DLOV}	PD Low to Valid Output	—	1	µs

Note 1: For slow slew outputs, add t_{SSO}.

2: Pin or product term.

3: Includes t_{RPA} for reduced-power bit enabled.

JTAG-BST/ISP Overview

The JTAG boundary-scan testing is controlled by the Test Access Port (TAP) controller in the ATF1502ASV. The boundary-scan technique involves the inclusion of a shift-register stage (contained in a boundary-scan cell) adjacent to each component so that signals at component boundaries can be controlled and observed using scan testing principles. Each input pin and I/O pin has its own boundary-scan cell (BSC) in order to support boundary-scan testing.

The ATF1502ASV does not include a Test Reset (TRST) input pin because the TAP controller is automatically reset at power-up. The five JTAG modes supported include: SAMPLE/PRELOAD, EXTEST, BYPASS, IDCODE and HIGHZ.

The ATF1502ASV has the option of using four JTAG-standard I/O pins for boundary-scan testing (BST) and in-system programming (ISP) purposes.

The ATF1502ASV is programmable through the four JTAG pins using the IEEE standard JTAG programming protocol established by IEEE Standard 1149.1, using 3.3V TTL/CMOS-level programming signals from the ISP interface for in-system programming. The JTAG feature is a programmable option. If JTAG (BST or ISP) is not needed, then the four JTAG control pins are available as I/O pins.

JTAG Boundary-Scan Cell (BSC)

The ATF1502ASV contains up to 32 I/O pins and four input pins, depending on the device type and package type selected. Each input pin and I/O pin has its own boundary-scan cell (BSC) in order to support boundary-scan testing, as described in detail by IEEE Standard 1149.1. A typical BSC consists of three capture registers or scan registers and up to two update registers.

There are two types of BSCs: one for input or I/O pin and one for the macrocells. The BSCs in the device are chained together through the capture registers. Input to the capture register chain is fed in from the TDI pin while the output is directed to the TDO pin. Capture registers are used to capture active device data signals, to shift data in and out of the device and to load data into the update registers. Control signals are generated internally by the JTAG TAP controller. The BSC configuration for the input and I/O pins and macrocells are shown in Figure 1-3 and Figure 1-4. The BSCs and BSC configuration are also described in BSDL files.

FIGURE 1-3: BSC CONFIGURATION FOR INPUT AND I/O PINS (EXCEPT JTAG TAP PINS)



Note: The ATF1502ASV has pull-up option on TMS and TDI pins. This feature is selected as a design option.

FIGURE 1-4: BSC CONFIGURATION FOR MACROCELL



TABLE 1-6: DEDICATED PINOUTS

Dedicated Pin	44-Lead PLCC	44-Lead TQFP
INPUT/OE2(1)/GCLK2(2)	2	40
INPUT/GCLR(3)	1	39
INPUT/OE1(1)	44	38
INPUT/GCLK1(2)	43	37
I/O /GCLK3(2)	41	35
I/O / PD (1,2)(4)	11, 25	5, 19
I/O / TDI (JTAG)(5)	7	1
I/O / TMS (JTAG)(5)	13	7
I/O / TCK (JTAG)(5)	32	26
I/O / TDO (JTAG)(5)	38	32
GND(6)	10, 22, 30, 42	4, 16, 24, 36
VCC(7)	3, 15, 23, 35	9, 17, 29, 41
N/C	—	—
# of Signal Pins	36	36
# User I/O Pins	32	32

Note 1: OE (1, 2) = Global OE pins

2: GCLK (1, 2, 3) = Global Clock pins

3: GCLR = Global Clear pin

4: PD (1, 2) = Power-Down pins

5: TDI, TMS, TCK. TDO = JTAG pins used for boundary-scan testing or in-system programming

6: GND = Ground pins

7: VCC = VCC pins for the device

TABLE 1-7: I/O PINOUTS

MC	Logic Block	44-Lead PLCC	44-Lead TQFP
1	A	4	42
2	A	5	43
3	A	6	44
4/**TDI**	A	7	1
5	A	8	2
6	A	9	3
7/**PD1**	A	11	5
8	A	12	6
9/**TMS**	A	13	7
10	A	14	8
11	A	16	10
12	A	17	11
13	A	18	12
14	A	19	13
15	A	20	14
16	A	21	15
17	B	41	35
18	B	40	34
19	B	39	33
20/**TDO**	B	38	32
21	B	37	31
22	B	36	30
23	B	34	28
24	B	33	27
25/**TCK**	B	32	26
26	B	31	25
27	B	29	23
28	B	28	22
29	B	27	21
30	B	26	20
31/**PD2**	B	25	19
32	B	24	18

FIGURE 1-5: SUPPLY CURRENT VS. SUPPLY VOLTAGE – ATF1502ASV (T_A = +25°C, F = 0)



FIGURE 1-6: SUPPLY CURRENT VS. FREQUENCY – ATF1502ASV (T_A = +25°C)



FIGURE 1-7: OUTPUT SOURCE CURRENT VS. SUPPLY VOLTAGE (V_{OH} = 2.4V, T_A = +25°C)



FIGURE 1-8: OUTPUT SOURCE CURRENT VS. OUTPUT VOLTAGE (V_{CC} = 3.3V, T_A = +25°C)



FIGURE 1-9: OUTPUT SINK CURRENT VS. SUPPLY VOLTAGE (V_{OL} = 0.5V, T_A = 25°C)



FIGURE 1-10: OUTPUT SINK CURRENT VS. OUTPUT VOLTAGE (V_{CC} = 3.3V, T_A = 25°C)



FIGURE 1-11: INPUT CLAMP CURRENT VS. INPUT VOLTAGE (V_{CC} = 3.3V, T_A = 25°C)



FIGURE 1-12: INPUT CURRENT VS. INPUT VOLTAGE (V_{CC} = 3.3V, T_A = 25°C)



2.0 PACKAGING INFORMATION

2.1 Package Marking Information

44-Lead PLCC



Example



44-Lead TQFP



Example



Legend:	XX...X	Customer-specific information
	Y	Year code (last digit of calendar year)
	YY	Year code (last 2 digits of calendar year)
	WW	Week code (week of January 1 is week ‘01’)
	NNN	Alphanumeric traceability code
	*	This packages are RoHs compliant. The JEDEC® designator can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

2.2 Thermal Resistance

The following table summarizes the thermal resistance data for the package types available.

TABLE 2-1: THERMAL RESISTANCE DATA

Package Type	θJA	θJC
44-Lead PLCC	30°C/W	16°C/W
44-Lead TQFP	40°C/W	8°C/W

44-Lead Plastic Leaded Chip Carrier (L) – Square [PLCC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		INCHES		
Dimension Limits		MIN	NOM	MAX
Number of Pins	N		44	
Pitch	e		.050	
Overall Height	A	.165	.172	.180
Contact Height	A1	.090	.105	.120
Molded Package to Contact	A2	.062	–	.083
Standoff §	A3	.020	–	–
Corner Chamfer	CH1	.042	–	.048
Chamfers	CH2	–	–	.020
Side Chamfer	CH3	.042	–	.056
Overall Width	E	.685	.690	.695
Overall Length	D	.685	.690	.695
Molded Package Width	E1	.650	.653	.656
Molded Package Length	D1	.650	.653	.656
Footprint Width	E2	.582	.610	.638
Footprint Length	D2	.582	.610	.638
Lead Thickness	c	.0075	–	.0125
Upper Lead Width	b1	.026	–	.032
Lower Lead Width	b	.013	–	.021

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. § Significant Characteristic.
3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
4. Dimensioning and tolerancing per ASME Y14.5M.

Microchip Technology Drawing C04-048B

44-Lead Plastic Leaded Chip Carrier (L) - Square [PLCC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		INCHES		
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	E		.050 BSC	
Contact Pad Spacing	C1		.630	
Contact Pad Spacing	C2		.630	
Contact Pad Width (X44)	X1			.026
Contact Pad Length (X44)	Y1			.094

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2048A

44-Lead Plastic Thin Quad Flatpack (3EB) - 10x10x1.0 mm Body [TQFP]
Atmel Legacy Global Package Code AIX

Note:	For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



TOP VIEW



SIDE VIEW

Microchip Technology Drawing C04-21019-3EB Rev A Sheet 1 of 2

44-Lead Plastic Thin Quad Flatpack (3EB) - 10x10x1.0 mm Body [TQFP]
Atmel Legacy Global Package Code AIX

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



SECTION A-A

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Terminals	N		44	
Pitch	e		0.80 BSC	
Overall Height	A	-	-	1.20
Standoff	A1	0.05	-	0.15
Molded Package Thickness	A2	0.95	1.00	1.05
Overall Length	D		12.00 BSC	
Molded Package Length	D1		10.00 BSC	
Overall Width	E		12.00 BSC	
Molded Package Width	E1		10.00 BSC	
Terminal Width	b	0.30	-	0.45
Terminal Thickness	c	0.09	-	0.20
Terminal Length	L	0.45	0.60	0.75
Footprint	L1		1.00 REF	-
Lead Bend Radius	R1	0.08	-	-
Lead Bend Radius	R2	0.08	-	0.20
Foot Angle	θ	0°	3.5°	7°
Lead Angle	θ1	0°	-	-
Terminal-to-Exposed-Pad	θ2	11°	12°	13°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.
   REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-21019-3EB Rev A Sheet 2 of 2

44-Lead Plastic Thin Quad Flatpack (3EB) - 10x10x1.0 mm Body [TQFP]
Atmel Legacy Global Package Code AIX

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.80 BSC	
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X20)	X1			0.55
Contact Pad Length (X20)	Y1			1.50
Contact Pad to Center Pad (X20)	G1	0.25		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

   BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-23019-3EB Rev A

APPENDIX A: REVISION HISTORY

Revision A (1/2021)

Updated to the Microchip template; Microchip DS20006485 replaces Atmel document 1615.

THE MICROCHIP WEBSITE

Microchip provides online support via our WWW site at www.microchip.com. This website is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the website contains the following information:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip website at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the website at: http://microchip.com/support

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	-XX	X	X	XXX	-[X](1)
Device	Speed Grade	Package Type	Temperature Range	Lead Count	Tape and Reel Option

Device:	ATF1502ASV	= 3.3V Standard-Power 32 MC CPLD
Speed Grade:	15	= 15 ns (t_{PD})
Package Type:	J	= PLCC (Plastic J-leaded Chip Carrier)
	A	= TQFP (Thin Profile Plastic Quad Flat Package)
Temperature Range:	U	= -40°C to +85°C (Industrial)
Lead Count:	44	= 44 Leads
Tape and Reel Option:	Blank	= Standard packaging (tube or tray)
	T	= Tape and Reel(1)

Examples:

a) ATF1502ASV-15JU44 = Industrial temp., PLCC package.

b) ATF1502ASV-15AU44 = Industrial temp., TQFP package.

c) ATF1502ASV-15AU44-T = Industrial temp., Tape and Reel, TQFP package.

Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.

ORDERING INFORMATION

ATF1502ASV Green Package Options (Pb/Halide-Free/RoHS Compliant)

$t_{PD}1$ (ns)	t_{COP} (ns)	f_{MAX} (MHz)	Ordering Code	Package	Operation Range
15	8	100	ATF1502ASV-15AU44	44A	Industrial (-40°C to +85°C)
			ATF1502ASV-15JU44	44J	

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable." Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Trademarks

ISBN: 978-1-5224-7367-1

Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
http://www.microchip.com/support
Web Address:
www.microchip.com

Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Austin, TX
Tel: 512-257-3370

Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit
Novi, MI
Tel: 248-848-4000

Houston, TX
Tel: 281-894-5983

Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453
Tel: 317-536-2380

Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Tel: 951-273-7800

Raleigh, NC
Tel: 919-844-7510

New York, NY
Tel: 631-435-6000

San Jose, CA
Tel: 408-735-9110
Tel: 408-436-4270

Canada - Toronto
Tel: 905-695-1980
Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney
Tel: 61-2-9868-6733

China - Beijing
Tel: 86-10-8569-7000

China - Chengdu
Tel: 86-28-8665-5511

China - Chongqing
Tel: 86-23-8980-9588

China - Dongguan
Tel: 86-769-8702-9880

China - Guangzhou
Tel: 86-20-8755-8029

China - Hangzhou
Tel: 86-571-8792-8115

China - Hong Kong SAR
Tel: 852-2943-5100

China - Nanjing
Tel: 86-25-8473-2460

China - Qingdao
Tel: 86-532-8502-7355

China - Shanghai
Tel: 86-21-3326-8000

China - Shenyang
Tel: 86-24-2334-2829

China - Shenzhen
Tel: 86-755-8864-2200

China - Suzhou
Tel: 86-186-6233-1526

China - Wuhan
Tel: 86-27-5980-5300

China - Xian
Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai
Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore
Tel: 91-80-3090-4444

India - New Delhi
Tel: 91-11-4160-8631

India - Pune
Tel: 91-20-4121-0141

Japan - Osaka
Tel: 81-6-6152-7160

Japan - Tokyo
Tel: 81-3-6880- 3770

Korea - Daegu
Tel: 82-53-744-4301

Korea - Seoul
Tel: 82-2-554-7200

Malaysia - Kuala Lumpur
Tel: 60-3-7651-7906

Malaysia - Penang
Tel: 60-4-227-8870

Philippines - Manila
Tel: 63-2-634-9065

Singapore
Tel: 65-6334-8870

Taiwan - Hsin Chu
Tel: 886-3-577-8366

Taiwan - Kaohsiung
Tel: 886-7-213-7830

Taiwan - Taipei
Tel: 886-2-2508-8600

Thailand - Bangkok
Tel: 66-2-694-1351

Vietnam - Ho Chi Minh
Tel: 84-28-5448-2100

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4485-5910
Fax: 45-4485-2829

Finland - Espoo
Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching
Tel: 49-8931-9700

Germany - Haan
Tel: 49-2129-3766400

Germany - Heilbronn
Tel: 49-7131-72400

Germany - Karlsruhe
Tel: 49-721-625370

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Germany - Rosenheim
Tel: 49-8031-354-560

Israel - Ra'anana
Tel: 972-9-744-7705

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Italy - Padova
Tel: 39-049-7625286

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Norway - Trondheim
Tel: 47-7288-4388

Poland - Warsaw
Tel: 48-22-3325737

Romania - Bucharest
Tel: 40-21-407-87-50

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

Sweden - Gothenberg
Tel: 46-31-704-60-40

Sweden - Stockholm
Tel: 46-8-5090-4654

UK - Wokingham
Tel: 44-118-921-5800
Fax: 44-118-921-5820